In computer chip design and manufacture VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.
[1]
This computer-engineering-related article is a stub.
You can help Wikipedia by expanding it.